

### IN THE CLAIMS

Please amend the claims as follows:

1. (Original) A device comprising:  
a first major exterior surface;  
a second major exterior surface, at least one of the first major exterior surface and the second major exterior surface including a plurality of component mounting pads;  
a plane metallization layer within the device;  
a plated through hole attached to the plane metallization layer and terminating at the at least one of the first major exterior surface and the second major exterior surface including a plurality of component mounting pads, the plated through hole attached to the plane metallization layer, and electrically isolated from the plurality of component mounting pads.
2. (Original) The device of claim 1 wherein the plane metallization layer is a power plane.
3. (Original) The device of claim 1 wherein the plane metallization layer is a ground plane.
4. (Original) The device of claim 1 wherein the plane metallization layer is a reference voltage plane.
5. (Original) The device of claim 1 further comprising a signal carrying plated through hole which passes through the plane metallization layer within the device and terminates at a component mounting pad at the at least one of the first major exterior surface and the second major exterior surface including a plurality of component mounting pads.

6. (Original) The device of claim 5 wherein the signal carrying plated through hole which passes through the plane metallization layer is electrically isolated from the plane metallization layer and is connected to a component mounting pad at the at least one of the first major exterior surface and the second major exterior surface including a plurality of component mounting pads.

7. (Original) The device of claim 1 wherein the device forms a printed circuit board.

8. (Original) The device of claim 1 wherein the device forms a semiconductor chip.

9. (Original) The device of claim 1 wherein the plated through hole is a via.

10. (Original) A system comprising:

a processor;

a memory communicatively coupled to the processor; and

a device associated with at least one of the memory or the processor further including:

a first major exterior surface;

a second major exterior surface, at least one of the first major exterior surface and the second major exterior surface including a plurality of component mounting pads;

a plane metallization layer within the device; and

a plated through hole attached to the plane metallization layer and terminating at the at least one of the first major exterior surface and the second major exterior surface including a plurality of component mounting pads, the plated through hole attached to the plane metallization layer electrically isolated from the plurality of component mounting pads.

11. (Original) The system of claim 10 wherein the device is a printed circuit board.

12. (Original) The system of claim 10 wherein the device is a portion of a semiconductor chip.

13. (Original) The system of claim 10 wherein the plane metallization layer is a ground plane.

14. (Original) The system of claim 10 wherein the plane metallization layer is a power plane.

15. (Original) The system of claim 10 wherein the plane metallization layer is a reference voltage plane.

16. (Original) The system of claim 10 wherein the signal carrying plated through hole which passes through the plane metallization layer is electrically isolated from the plane metallization layer and is connected to a component mounting pad at the at least one of the first major exterior surface and the second major exterior surface including a plurality of component mounting pads.

17. (Original) A device comprising:

- a first major exterior surface;
- a second major exterior surface, at least one of the first major exterior surface and the second major exterior surface including a plurality of component mounting pads;
- a first plane metallization layer within the device;
- a second plane metallization layer within the device;
- a first plane plated through hole attached to at least one of the first plane metallization layer and the second plane metallization layer and terminating at the at least one of the first major exterior surface and the second major exterior surface including a plurality of component

mounting pads, the first plated through hole attached to the plane metallization layer electrically isolated from the plurality of component mounting pads.

18. (Original) The device of claim 17 further comprising a signal carrying plated through hole which passes through the first plane metallization layer and is electrically isolated from the first plane metallization layer, the signal carrying plated through hole passes through the second plane metallization layer and is electrically isolated from the second plane metallization layer, the signal carrying through hole connected to a component mounting pad at the at least one of the first major exterior surface and the second major exterior surface including a plurality of component mounting pads.

19. (Original) The device of claim 18 wherein the first plane plated through hole is attached to both the first plane metallization layer and the second plane metallization layer.

20. (Original) The device of claim 18 wherein the first plane plated through hole is attached to the first plane metallization layer, the device further comprising a second plane plated through hole attached to the second plane metallization layer, the second plated through hole terminating at the at least one of the first major exterior surface and the second major exterior surface including a plurality of component mounting pads, the second plated through hole attached to the second plane metallization layer electrically isolated from the plurality of component mounting pads.

21.-27. (Canceled)

28. (Original) A device comprising:

a first major exterior surface;

a second major exterior surface, at least one of the first major exterior surface and the second major exterior surface including a plurality of component mounting pads;

a feature positioned within the device;

a plated through hole attached to the plane metallization layer and terminating at the at least one of the first major exterior surface and the second major exterior surface including a plurality of component mounting pads, the plated through hole attached to the feature within the device, and electrically isolated from the plurality of component mounting pads.

29. (Original) The device of claim 1 wherein the feature is an electrical trace.

30. (Original) The device of claim 1 wherein the feature is a plane metallization layer.